You are required to read and agree to the below before accessing a full-text version of an article in the IDE article repository.

The full-text document you are about to access is subject to national and international copyright laws. In most cases (but not necessarily all) the consequence is that personal use is allowed given that the copyright owner is duly acknowledged and respected. All other use (typically) require an explicit permission (often in writing) by the copyright owner.

For the reports in this repository we specifically note that

  • the use of articles under IEEE copyright is governed by the IEEE copyright policy (available at http://www.ieee.org/web/publications/rights/copyrightpolicy.html)
  • the use of articles under ACM copyright is governed by the ACM copyright policy (available at http://www.acm.org/pubs/copyright_policy/)
  • technical reports and other articles issued by M‰lardalen University is free for personal use. For other use, the explicit consent of the authors is required
  • in other cases, please contact the copyright owner for detailed information

By accepting I agree to acknowledge and respect the rights of the copyright owner of the document I am about to access.

If you are in doubt, feel free to contact webmaster@ide.mdh.se

Hardware Support for Priority Inheritance

Authors:

Bilge E. S. Akgul , Vincent John Mooney III , Henrik Thane, Pramote Kuacharoen

Publication Type:

Conference/Workshop Paper

Venue:

Proceedings of the of the IEEE Real-Time Systems Symposium (RTSS03)

Publisher:

IEEE

Abstract

Previous work has shown that a system-on-a-chip lock cache (SoCLC) reduces on-chip memory traffic, provides a fair and fast lock hand-off, simplifies software, increases the real-time predictability of the system and improves performance. In this research work, we extend the SoCLC mechanism with a priority inheritance support implemented in hardware. Priority inheritance provides a higher level of real-time guarantees for synchronizing application tasks. Experimental results indicate that our SoCLC hardware mechanism with priority inheritance achieves a 36% speedup in lock delay, 88% speedup in lock latency and 15% speedup in the overall execution time when compared to its software counterpart. The cost in terms of additional hardware area for the SoCLC with priority inheritance is approximately 10,000 NAND2 gates.

Bibtex

@inproceedings{Akgul538,
author = {Bilge E. S. Akgul and Vincent John Mooney III and Henrik Thane and Pramote Kuacharoen},
title = {Hardware Support for Priority Inheritance},
pages = {246--254},
month = {December},
year = {2003},
booktitle = {Proceedings of the of the IEEE Real-Time Systems Symposium (RTSS03)},
publisher = {IEEE},
url = {http://www.es.mdu.se/publications/538-}
}